

[MENU] [SEARCH] [INDEX] [DETAIL] [BACK]

3/3



JAPANESE PATENT OFFICE

PATENT ABSTRACTS OF JAPAN

(11)Publication number: 06098157
(43)Date of publication of application: 08.04.1994

(51)Int.Cl.

HOAN 1/40
HOAN 1/40
G06F 15/68

(21)Application number: 04269088 (71)Applicant: FUJI XEROX CO LTD
(22)Date of filing: 14.09.1992 (72)Inventor: AWATA YOSHINORI

(54)HALFTONE IMAGE FORMING DEVICE

(57)Abstract:

PURPOSE: To simplify the error dispersion

processing part of a halftone image preparing device.

CONSTITUTION: A dither processing part 7 operates a dither processing to inputted picture data, for example, 8 bit 256 gradation data, and converts the data into, for example, 2-bit 4-gradiation picture data, and outputs the data. The dither-processed picture data are inputted to an error dispersion processing part 8, and outputted as binary data. And also, the error dispersion processing part 8 calculates difference data between the input picture data and a scheduled threshold value, and feedbacks the difference data as correction data. The error dispersion processing part 8 corrects the picture data inputted from the dither processing part 7 by the difference data and a weighting correction value preliminarily set at the error dispersion processing

[LEGAL STATUS]

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C): 1998 Japanese Patent Office

[MENU]

[SEARCH]

[INDEX]

[DETAIL]

[BACK]

* NOTICES *

The Japanese Patent Office is not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. *** shows the word which can not be translated.
3. In the drawings, any words are not translated.

DETAILED DESCRIPTION

[Detailed Description of the Invention]

[0001]

[Field of the Invention] This invention relates to the halftone picture image formation equipment which can simplify the configuration of the error diffusion-process section prepared as a binary-ized means for reproducing halftone especially about halftone picture image formation equipment.

[0002]

[Description of the Prior Art] Error diffusion process is known as the binary-ized processing technique for reproducing a halftone picture image in a digital printer and digital-facsimile equipment from the former. After this error diffusion process calculates the concentration difference for every pixel of the picture image concentration of a manuscript, and output picture image concentration and gives a specific weighting to this data-processing result, it is the technique of distributing to the pixel of the attention pixel circumference.

[0003] An example of error diffusion-process equipment is explained with reference to the block diagram of drawing 10, and the pixel array view of drawing 11. In drawing 11, pixel x is an attention pixel and the reference pixels P1-P4 of the circumference are pixels to which binary-ized processing was already performed. That is, the reference pixels P1-P3 are pixels in front of one line of attention pixel x, and the reference pixel P4 is a pixel in front of attention pixel x.

[0004] In drawing 10, it is quantized by 8-bit digital data, i.e., the data of 256 gradation, and the picture image read by the reader not to illustrate is inputted into the correction data calculation section 1, the difference by which the data inputted into the correction data calculation section 1 are arranged in the following card row of this correction data calculation section 1 — the difference outputted from data generation / binary-ized section 2 — it is rectified by data and the correction factor for a specific weighting according to the below-mentioned formula

[0005] the difference — while the data supplied from the correction data calculation section 1 are made binary in data generation / binary-ized section 2 according to the threshold of a schedule and binary-ized image data is outputted — the difference of these binary-ized data and the above-mentioned threshold i.e., the above, — the difference — data are outputted [0006] the difference — while data are inputted into the line memory 3, the direct input of them is carried out to the correction data calculation section 1 the difference inputted into the line memory 3 — data are transmitted to latches 6, 5, and 4, and are read into the correction data calculation section 1 to predetermined timing

[0007] namely, the difference supplied from latches 4, 5, and 6 — the difference concerning [data D1-D3] the pixels P1-P3 of a just before [attention pixel x] line — data — it is — the difference — the difference by which a direct input is carried out from data generation / binary-ized section 2 — the difference concerning [data D4] the just before pixel P4 on the same line as attention pixel x — it is data

[0008] For every reference pixel, the correction factor for a weighting corresponds and is set up. the difference corresponding to pixels P1, P2, P3, and P4 — when data are set to D1, D2, D3, and D4 as mentioned above and the correction factor for the weighting corresponding to

pixels P1, P2, P3, and P4 is set to a, b, c, and d, respectively, attention pixel x is rectified by the following formula However, a sign x0 is the concentration of attention pixel x before correction, and a sign x1 is the concentration of attention pixel x after correction. $x = x_0 + (D_1 a + D_2 b + D_3 c + D_4 d)$... Formula 1 An example of the image processing system possessing error diffusion process is indicated by JP,63-155950,A.

[0009]

[Problem(s) to be Solved by the Invention] The equipment for performing the above-mentioned error diffusion process — setting — the above — the difference — the 8-bit data which data D1-D4 show picture image concentration — this — the difference — it consists of 1-bit code data showing the positive/negative of data Therefore, in the arithmetic circuit which constitutes the above mentioned correction data calculation section 1, the large multiplier for performing a multiplication about 9-bit data was needed, and as a result, there was a trouble where a circuit scale became large and improvement in the speed of an operation became difficult.

[0010] furthermore, the 9 above-mentioned bits difference — since data were stored, mass line memory was also required

[0011] it is in the purpose of this invention offering the halftone picture image formation equipment which cancels the above-mentioned trouble, makes a circuit scale small, and can attain a miniaturization and low-cost-ization.

[0012]

[Means for Solving the Problem] The above-mentioned technical problem is solved and this invention for attaining the purpose has the characteristic feature in the point of having provided the multiple-value dither matrix processing means for changing the image data with the gradation of an n value into the image data which has the gradation of parvus m value from the above-mentioned n value, and the error diffusion-process means for binary data expressing the image data with the gradation of the above-mentioned m value in false.

[0013]

[Function] According to this invention which has the above-mentioned characteristic feature, the image data with the gradation of an n value is changed into the image data which consists of the gradation of parvus m value from the above-mentioned n value by the multiple-value dither matrix processing means. Consequently, in case error diffusion process of the image data of the gradation of this m value is carried out, the difference can be expressed in the fewer amount of digital data, i.e., the number of bits.

[0014]

[Example] Hereafter, the example of this invention is explained with reference to a drawing. The outline configuration of the halftone picture image formation equipment of this example is explained first. In the block diagram of drawing 1, halftone picture image formation equipment arranges the dither processing section 7 in the preceding paragraph, and has formed the error diffusion-process section 8 in the following card row.

[0015]

The image data quantized by the 8-bit digital data, i.e., the data of 256 gradation, is first inputted into the dither processing section 7. In this dither processing section 7, the inputted 8 bits (256 gradation) image data is changed into 2 bits (four gradation) image data. Therefore, the threshold (8 bits) of three phases compared with input data is set to this dither processing section 7.

[0016]

The image data changed into 2 bits in the dither processing section 7 is inputted into the error diffusion-process section 8 of the following card row. In this error diffusion-process section 8, the inputted 2-bit image data is changed into the back pan which received error diffusion process at 1 bit (two gradation) image data, and is outputted to the record means not to illustrate, the difference of the image data furthermore inputted in the error diffusion-process section 8, and the level of a schedule, i.e., the difference, — image data is rectified, after calculating a value, feeding back this data-processing result and giving a further specific weighting

[0017] Hereafter, the detailed configuration of the above-mentioned dither processing

section 7 and the error diffusion-process section 8 is explained. First, the dither threshold corresponding to each pixel is explained. Since 2 bits of image data were expressed with 4 (gradation), 4 sets of dither thresholds which consist of data of three phases were prepared, and the dither matrix of 2×2 consisted of this example.

[0018] In drawing 2, the dither matrix is constituted so that the threshold which 4 sets of dither thresholds TH1–TH4 have the threshold of (M) low (L) 3 in quantity (H) phase, respectively, and is different by turns for every bit of the orientation of view 2 (b) reference] horizontal scanning and the orientation of vertical scanning can correspond. [0019] A dither threshold is expressed with the same 8 bits as input image data. And when the dither processing section 7 has input image data higher than threshold THn-H and THn-M ("11", "11" and when input image data is between threshold THn-H and THn-M, "10" is outputted, and when input image data is between threshold THn-M and THn-L, "01" and when input image data is lower than threshold THn-L, the image data of "00" is outputted.

[0020] The configuration of the dither processing section 7 which was made to perform dither processing according to the above-mentioned dither threshold is explained with reference to the block diagram of drawing 3. In this drawing, 4 sets of dither thresholds TH1–TH4 in which each has data of three phases are set to the threshold setters 9–12. [0021] The orientation counter 13 of horizontal scanning outputs the signal of high (H) or low (L) for the 1 bit of every orientation of horizontal scanning, and this signal is inputted as a selection signal of multiplexers 14 and 15. A multiplexer 14 answers the above-mentioned selection signal, and chooses and outputs one side among the data inputted from the threshold setters 9 and 10. For example, when a selection signal is "H" the data inputted from the threshold setter 9 are chosen, and when a selection signal is "L", it constitutes so that the data inputted from the threshold setter 10 may be chosen and outputted.

[0022] Similarly, a multiplexer 15 answers the above-mentioned selection signal, and chooses and outputs one side among the data inputted from the threshold setters 11 and 12. [0023] The data outputted from multiplexers 14 and 15 are further inputted into a multiplexer 16. A selection signal is answered and a multiplexer 16 outputs one side of the data of "H" outputted for every line from the orientation counter 17 of vertical scanning, or "L" supplied from the above-mentioned multiplexers 14 and 15.

[0024] Based on a predetermined pattern which was shown in drawing 2 (a), a threshold is outputted by the above configuration for the 1 bit of every orientation of horizontal scanning, and every orientation of one line of vertical scanning.

[0025] Then, the threshold outputted from the above-mentioned multiplexer 16 is supplied to comparators 18, 19, and 20, and is compared with the image data inputted from latch 21. Comparators 18–20 output "1" as a comparison result, respectively, when image data (input A) is larger than a threshold (input B), and in a parvus case, image data (input A) outputs "0" as a comparison result from a threshold (input B), respectively. And this comparison result is inputted into a decoder 22.

[0026] Data Z outputted from a decoder 22 corresponding to inputs A, B, and C is shown in drawing 4. Thus, in the dither processing section 7, supply of the image data of 8 bit 256 gradation changes and outputs this to the image data of 2 bit four gradation.

[0027] Next, the error diffusion process for making binary the image data by which dither processing was carried out by the error diffusion technique is explained. [0028] the difference about the timing inputted into the adder 25 which the pixel (attention pixel), i.e., the image data by which dither processing was carried out, from which drawing 5 is set as the object of error diffusion process mentions later about drawing 7, and the image data in front of one line of the above-mentioned attention pixel — it is drawing showing the relation with the timing inputted into the multipliers 38–40 which a value mentions later about drawing 7.

[0029] In drawing 5, matrix M is a domain which specifies the attention pixel set as the object of error diffusion process, and the reference pixel of the circumference, the difference to the data in front of one line by which dither processing of the list of the upper case of

matrix M was carried out — it is the value LB 1-1 – LB1-n (n is the number of pixels of one line), and the lists of the lower berth are the data DT 1-1 with which either processing of the line in which an attention pixel is contained was carried out, — DT1-n [0030] the difference to the data in front of one line of an attention pixel and this attention pixel — in order to set up a value like illustration at least, processing which latches input data twice according to a system clock is needed namely, the data DT 1-1 – DT1-n, and the difference — the timing as which the data DT 1-1 – DT1-n are inputted into the data-processing section in order to make the value LB 1-1 – LB1-n input into the data-processing section to the same timing — it is made to delay only two batches of a system clock to the input timing of the value LB 1-1 – LB1-n In this drawing (c), this drawing (b) shows [drawing 5 (a)] the position relation of each pixel after a 2 times latch after a 1 time latch before a latch, respectively. In drawing 5, the pixel in position X is an attention pixel.

[0031] At the same time it makes binary the image data supplied from the dither processing section 7 in error diffusion process — the difference of the above-mentioned image data and the threshold of a schedule — a value is calculated and this difference — the multiplication of the value is carried out to the weighting correction value of a schedule for every reference pixel, and all the multiplication results for every reference pixel are added further It adds to the image data to which this addition result was supplied from the dither processing section 7, and the image data after error diffusion process is obtained. Therefore, the image data after this error diffusion process is set as the object of binarizing. [0032] the difference — the schema of calculation of a value is explained with reference to drawing 6. In drawing 6, threshold TH-B is a threshold for binarizing of image data. Moreover, threshold TH-A and TH-C are thresholds which show the highest concentration and the minimum concentration of image data which are predicted respectively, the difference — for calculation of a value, the median UC of threshold TH-A and TH-B and the median LC of threshold TH-C and TH-B are computed first and — time input image data is higher than threshold TH-B — the difference of input image data and the median UC — a value is calculated time input image data is lower than threshold TH-B on the other hand — the difference of input image data and the median LC — a value is calculated for example, the time of the level of input image data being PL — (PL-UC) — the difference — it is set to value D [0033] An example of the configuration of the error diffusion-process section 8 is shown in drawing 7 and the drawing 8. In this drawing, the image data outputted from the above-mentioned decoder 22 is inputted into an adder 25 through the latch 23 and the latch 24 by supplying a system clock twice. the difference supplied to the inputted image data from the below-mentioned multiplexer 37 in an adder 25 — the value which added further each product of a value and the correction value a-d for the weighting for every pixel is added The added data are latched to latch 26 and inputted into a comparator 27 after that. The reference value for a comparison, i.e., threshold TH-B, is supplied to a comparator 27 from the threshold setter 28.

[0034] The image data outputted from the above-mentioned latch 26 is inputted also into subtractors 29 and 30. Threshold TH-A and threshold TH-C are set to the threshold setters 31 and 32, respectively. The median UC of such threshold TH-A and threshold TH-B is computed by the computing element which consists of an adder 33 and a divider 34, and is supplied to the above-mentioned subtractor 29. On the other hand, the median LC of threshold TH-C and threshold TH-B is computed by the computing element which consists of an adder 35 and a divider 36, and is supplied to the subtractor 30 of another side. [0035] the subtraction result by subtractors 29 and 30, i.e., the difference, — a value is supplied to a multiplexer 37 each — the difference — one side of a value is chosen considering the output of the above-mentioned comparator 27 as a selection signal, and is outputted from a multiplexer 37 namely, the difference which the output of a comparator 27 is set to "1" and computed by this output signal by the subtractor 29 when input image data

was larger than threshold TH-B — a value is chosen the difference computed by this output signal by the subtractor 30 rather than threshold TH-B contrary to this by setting input image data to "0" at the time of the parvus, as for the output of a comparator 27 — a value is chosen

[0035] the difference outputted from the above-mentioned multiplexer 37 — the direct input of the value is carried out to a multiplier 41, and also it is outputted to a multiplier 38 through the line memory 3 and the latch 6 furthermore, the above — the difference — a value should pass latch 5 — a multiplier 39 — moreover, pass the latch 5 and the latch 4 — it is inputted into a multiplier 40

[0037] the correction value a-d for the weighting supplied from the correction value setters 42, 43, 44, and 45 in multipliers 38-41, respectively, and the above — the difference — the multiplication of the value is carried out and it outputs to an adder 46 In an adder 46, the sum of the supplied multiplication result is computed and it outputs to the above-mentioned adder 25. The timing of operation about the error diffusion-process section 8 is shown in the timing chart of drawing 9.

[0038] the difference of the image data after this conversion as explained above, after changing image data into 2 bit four gradation in this example, and a threshold — the value was acquired therefore — this — the difference — what is necessary is just coming to calculate in the error diffusion-process section which uses a value about 2 bit +1 bit (sign bit of positive/negative) data

[0039]

[Effect of the Invention] Since the dither processing means was made to perform error diffusion process about the image data expressed with fewer amount of information according to this invention so that clearly from the above explanation, the configuration of an error diffusion-process means can be simplified.

[0040] Since what is necessary is just to specifically calculate about the image data expressed with few amount of information, a multiplier can be simplified, and also the size of the line memory which stores an information can be made small. Consequently, a circuit scale can be made small and an operation speed can be accelerated.

[Translation done.]

説明する。図1のブロック図において、中間画像処理部7において、中間画像形成部は前段にディザ処理部7を配置し、その次段に脇差別部7を配置する。

【0015】 ビットのデジタルデータすなわち256階調のデータに量子化された画像データは、まずディザ処理部7に入力される。このディザ処理部7では、入力された8ビット(256階調)の画像データを2ビット(4階調)の画像データに変換する。そのため、このディザ処理部7には入力データと比較される3段階のしきい値(8ビット)が設定されている。

【0016】 ディザ処理部7で2ビットに変換された画像データは、次段の脇差別部処理部8に入力される。この脇差別部処理部8では、入力された2ビットの画像データが脇差別部処理を受けた後さらに1ビット(2階調)の画像データに変換され、図示しない記録手段に出力される。さらに脇差別部処理部8では、入力された画像データと予定のレベルとの差分を計算する。この脇差別部処理部8では、各画素に対する各画素の脇差別結果を表示する。本実施例では画像データを2ビット4階調(4階調)で表わすために3段階のデータからなる4組のディザしきい値を準備し、2×2のディザマトリクスを構成した。

【0018】 図2において、4組のディザしきい値TH₁～TH₄はそれぞれ高(H)、中(M)、低(L)3段階のしきい値を有し、【図2(b)参照】1、主走査方向の各ビット毎、および副走査方向の各ビット毎に交互異なるしきい値が対応できるようにディザマトリクスが構成されている。

【0019】 ディザしきい値は入力画像データと同じ8ビットで表わされる。そして、ディザ処理部7は、入力画像データがしきい値TH_n-H(n=1～4)より高いときには“1”、入力画像データがしきい値TH_n-HとTH_n-Mとの間にあるときは“10”、入力画像データがしきい値TH_n-MとTH_n-Lとの間にあるときは“01”、入力画像データがしきい値TH_n-Lより低いときは“0”の画像データを出力する。

【0020】 前記ディザしきい値についてディザ処理を行つようとしたディザ処理部7の構成を図3のブロック図を参照して説明する。同図において、しきい値設定器9～12には、それぞれが3段階のデータを有する4組のディザしきい値TH₁～TH₄が設定されている。

【0021】 主走査方向カウンタ13は、主走査方向1ビット毎にハイ(H)またはロー(L)の信号を出力し、この信号はマルチプレクサ14、15の選択信号として入力される。マルチプレクサ14は、前記選択信号に応答し、しきい値設定器9および10から入力されるデータのうち一方を選択して出力する。例えば、選択信

号が“H”的ときにはしきい値設定器9から入力されたデータを選択し、選択信号が“L”的ときにしきい値設定器10から入力されたデータを選択して出力する。

【0022】 同様に、マルチプレクサ15は、前記選択信号に応答し、しきい値設定器11および12から入力されるデータのうち一方を選択して出力する。

【0023】 マルチプレクサ14および15から出力されたデータは、さもなくともマルチプレクサ37から出力される。すなわち一方が前記出力較器2の出力信号として選択され、マルチプレクサ37から出力される。すなわち、しきい値TH-Bよりも入力画像データが大きいときは、出力較器2の出力は“1”となり、この出力信号によって選択器20で算出された要分値が選択される。

【0024】 以上の構成では、ディザ処理部7から供給された画像データを2階調とする同時に、前記画像データと予定のしきい値との差分値を求める。そして、この差分値を各参照画素毎に予定の量み付け補正値と算出し、さらには各参照画素毎の脇差別結果をすべて加算する。

【0025】 脇差別部処理では、ディザ処理部7から供給された画像データを2階調とする同時に、前記画像データと予定のしきい値との差分値を求める。そして、この差分値を各参照画素毎に予定の量み付け補正値と算出し、さらには各参照画素毎の脇差別結果をすべて加算する。

【0026】 中間画像部8において、前記ディザ処理部7から出力される“H”または“L”的選択信号に応答し、前記マルチプレクサ14および15から供給されたデータのうち一方を出力する。

【0027】 以上以上の構成により、主走査方向1ビット毎および副走査方向1ライン毎に、図2(b)に示したような所定のパターンに基づいてしきい値が選択される。

【0028】 続いて、前記マルチプレクサ16から出力されたしきい値は出力較器18、19、20に供給され、ラッチ21から入力される画像データと比較される。比較結果によれば、選択部8～dと前記差分値とを重ねて加算器10に加算して累算器39へ、またラッチ5およびラッチ6を経て乗算器40に入力され、乘算器41に直角入力されるほか、ラインメモリ3およびラッチ6を介して乗算器38に出手される。

【0029】 乗算器38～41では、補正値設定器4、2、4、3、4、4、4からそれぞれ供給される重み付けのための補正値a～dと前記差分値とを重ねて加算器46に出手する。加算器46では、供給された乗算結果をさらに、各参照画素毎の画像データを2階調とするために加算する。この結果を前記乗算器25に出手する。脇差別部処理部8における動作タイミングを図9のタイミングチャートに示す。

【0030】 以上説明したように、本実施例では、画像データを2ビット4階調に変換した後、この変換後の画像データとしきい値との差分値を用いるようにした。したがって、該差分値を使用する脇差別部処理部では、2ビット+1ビット(正負の符号ビット)のデータに關して演算を行えば良くなる。

【0031】 「発明の効果」以上説明したように、本実施例では、画像データを2ビット4階調に変換した後、この変換後の画像データとしきい値との差分値を用いるようにした。したがって、該差分値を使用する脇差別部処理部では、2ビット+1ビット(正負の符号ビット)のデータに關して演算を行えば良くなる。

【0032】 図5は、脇差別部処理部8の構成の一例を、図8に示す。同図において、前記デコード2から出力された画像データは、システムクロックが2回供給されるにより、ラッチ23およびラッチ24を介して加算器25に入力される。加算器25では、出入力された画像データに、後述のマルチプレクサ37から供給される差分値と各画素毎の量み付けのための補正値a～dとのそれをデータに加算される。加算されたデータはラッチ26にラッチされ、その後、出力較器27には出力される。しきい値設定器27にて入力される。出力較器27には出力のための基準値としなわちしきい値TH-Bが、しきい値設定器28から供給される。

【0033】 前記ラッチ26から出力された画像データは、は、減算器29および30にも入力される。しきい値設定器31および32には、しきい値TH-Aおよびしきい値TH-Cがそれぞれ設定されている。これらのしきい値TH-Aとしきい値TH-Cがそれぞれ設定される。すなわち、データD

前記減算器29から出力される。他の、しきい値TH-Cとしきい値TH-Bとの中央値Cは加算器35および除算器36からなる演算器で算出され、他の方の演算器30に供給される。

【0034】 減算器29および30による演算結果は、各差分値の一方が前記出力較器2の出力信号として選択され、マルチプレクサ37から出力される。すなわち、しきい値TH-Bよりも入力画像データが大きいときは、出力較器2の出力は“1”となり、この出力信号によって選択器20で算出された要分値が選択される。

【0035】 本実施例の実験結果によれば、ラインメモリ3およびラッチ6を介して乗算器38～41に出手される。これと同時に、各参照画素毎の画像データを2階調とするために加算する。この結果を前記乗算器25に出手する。

【0036】 前記マルチプレクサ37から出力された差分値は、乗算器41に直角入力されるほか、ラインメモリ3およびラッチ6を介して乗算器38に出手される。

【0037】 乗算器38～41では、補正値設定器4、2、4、3、4、4、4からそれぞれ供給される重み付けのための補正値a～dと前記差分値とを重ねて加算器10に加算して累算器39へ、またラッチ5およびラッチ6を経て乗算器40に入力され、乘算器41に直角入力されるほか、ラインメモリ3およびラッチ6を介して乗算器38～41に出手される。

【0038】 以上説明したように、本実施例では、画像データを算出しても前記乗算器25に出手する。脇差別部処理部8にて前記乗算器25に出手する。

【0039】 「発明の効果」以上説明したように、本実施例では、画像データを2ビット4階調に変換した後、この変換後の画像データとしきい値との差分値を用いるようにした。したがって、該差分値を使用する脇差別部処理部では、2ビット+1ビット(正負の符号ビット)のデータに關して演算を行えば良くなる。

【0040】 本実施例には、少ない情報量で表現された画像データに關して演算を行えばよくないので、乗算器を簡単に行き渡りながらも、情報を格納するラインメモリの大きさも小さくできる。その結果、回路規模を小さくでき、演算速度を高めることができる。

【図面の簡単な説明】

【図1】 本実施例の一実施例を示すブロック図である。

【図2】 ディザ処理部に設定されるティザしきい値の例を示す図である。

【図3】 ディザ処理部の構成を示すブロック図であ

る。

【図4】 ディザ处理器部に取付けられたデコーダの入出力を示す図である。

【図5】 参照画素を規定する範囲と画素との関係を示す図である。

【図6】 差分データ算出のためのしきい値説明図である。

【図7】 駆動抵抗部の構成を示すブロック図である。

【図8】 駆動抵抗部の構成を示すブロック図である。

【図9】 解像度処理動作のタイミングチャートである。


【図10】 従来技術を示す画像形成装置の構成を示すブロック図である。

【図11】 注目画素と参照画素の関係を示す図である。


【図12】 [符号の説明]

3…ラインメモリ、7…ディザ处理器部、8…解像度
制御部

[図1]




[図10]




[図4]

	A	B	C	Z
1	1	1	1	11
0	1	1	1	10
0	0	1	0	01
0	0	0	0	00


[図11]




[図3]



























































































[図6]





[図2]



[図5]





(1)

特開平6-98157

[図9]

